v.35 device clock sync trouble

old kind device and it provides v.35 interface, this type machine sometime will have clock issue to make link or sync has bit error, fail, if design based on fpga code, may can add scc chip to improve clock phase issue. 90 degree.